Nsryjdtyk

I understand that op-amps have low input currents; that's one of their defining characteristics. But looking at the datasheet for the LMC6001 (amusingly called an "Ultra, Ultra-Low Input Current Amplifier" because one ultra just wasn't enough), I have to wonder: how the <censored> do they get such low input currents‽

The LMC6001 claims a maximum input bias current at 25°C of 25 femtoamperes. With its rated input offset voltage of 10mV between the pins, that's equivalent to a 400 GΩ resistor between the inputs, which are two adjacent pins on an SOIC package.

And then if you look at comparators, it's even more impressive. Take for example the TLV7211, where the input impedance is on the order of 100 TΩ, while being in an even smaller SC-70 package. How is this not dominated by leakage currents through the PCB and packaging?

The input impedance can't be compared directly with the leakage current.

Input impedance is the change in input current with voltage. An input could have a 1uA bias current and 1G$Omega$ input resistance if the 1uA was very stable with input voltage.

They're MOSFETs and almost zero gate leakage is completely normal. Remember that you can store charge for 100 years in nonvolatile memory just with a bit of charge on a tiny gate capacitance. The more impressive achievement is providing any kind of gate protection within that leakage requirement. I suspect they may have some clever bootstrap circuit to minimize leakage. You can search for patents to see if they've disclosed anything relevant (it would be a National Semiconductor patent).

There are options to using FR4 PCBs, which are not perfect even when perfectly clean (and are easily contaminated by some fluxes to have relatively massive leakage). Here is a document which discusses some of the issues. I think Bob Pease also had some good tips and tricks for achieving low leakage. You can avoid a PCB entirely for the low leakage pin and use a PTFE (teflon) standoff, for example.

They get such low input currents by proper use of CMOS transistors. There is a compromise in speed. You will not find GHZ CMOS op-amps.

The PCB layout MUST include 2 options in design. Guard rails between the input pins prevent leakage currents from nearby supply rails from causing offsets and noise in the outputs. Option 2 means using Teflon in that part of the board, along with routing out narrow strips of board. The input pin, which may have a 100 megohm resistor at its input(s), now has no contact with adjacent PCB traces at all. Some Teflon post are used with a tinned wire in the center, for inputs in the 100M to gigaohm range.

Meters that measure picoamps and picovolts make use of such circuit topology, with Teflon being used for the most demanding requirements. A separate dust shield and conformal coating prevent dust and moisture from causing noise and/or offset errors.